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Abstract: This paper presents an architecture design, FPGA implementation, and measurement results of a real-
time baseband processor for DVB-T/H receiving. The proposed receiver supports 2K/4K/8K mode and all the GI
ratios defined in standard with mode/ratio detection. To improve the performance in high mobile environment,
the proposed channel estimation with linear prediction in pilot subcarriers and quadratic interpolation of non-pilot
subcarriers provides a better estimation (at Doppler frequency 300 Hz). The FPGA implemented results give a low
complexity of 139k gate counts working on 36.75 MHz clock rate.
Key–Words: DVB-T/H, OFDM, Synchronization, Channel Estimation, Baseband Transceiver, Mode Detection
1 Introduction
To provide more contents and better quality, digital
TV is a trend. It can support more channels than ana-
log systems and provide much better quality video res-
olution. There are several standards established for
this requirement such as ATSC, ISDB-T, and DVB-
T/H [1, 2, 3, 4]. DVB-T/H is now a popular (over 100
countries in the world) video broadcasting technology
for the terrestrial and for handheld devices.
In DVB-T/H systems, there are no preamble, but
are with plenty of pilots. To combat channel impair-
ment, these pilots should all used for channel estima-
tion. However, the pilots are not in all subcarriers, if
the channel varies too fast, system performance will
be degraded. Many researches work on how to use
these pilots to against the fast time varying channel.
In [5], with SIMO technologies, two dimensional
(symbol index and subcarrier index) interpolation of
channel response is adopted. However, this technique
needs to buffer four OFDM symbols and two sets of
pilots. This leads to a large hardware complexity.
Some other method uses the prediction method [6].
Although the hardware cost is low, the performance is
not good enough under the fast time-varying channel
condition.
This paper will focus on how to estimate well the
fast time-varying channel response while still main-
taining the low hardware complexity. It is organized
as follows. Section 2 will introduce briefly the im-
portant parameters of DVB-T/H system. Proposed
transmitter and receiver architecture conforming to
the standard and the related algorithms and techniques
will be discussed in Section 3. Section 4 provides
the simulation results to prove the function and per-
formance. For hardware implementation, Section 5
shows the implementation flow and implementation
results. The proposed receiver compared with other
related researches for performance and complexity is
discussed in Section 6 and Section 7 comes to a con-
clusion.
2 System Description
To support high data rate and spectral efficiency,
DVB-T/H standard adopts OFDM technology. Dif-
ferent modes (2K, 4K, and 8K) are defined for various
operating ranges and Doppler tolerance. When more
subcarriers are allocated in a system, the larger net-
work it can be operated, but the tolerance for Doppler
effect is less. In addition to the transmitted data in an
OFDM symbol, there are several important subcarri-
ers useful for the signal reception. The scattered pilot,
continual pilot, and TPS pilot are useful for time syn-
chronization, frequency synchronization, and chan-
nel estimation. Compared with 802.11 and 802.16
standards, there is no preamble in DVB-T/H systems.
Therefore, these pilots are useful for synchronization
and to combat frequency-select fading. The important
system parameters for DVB-T/H is shown in Table 1.
3 Architecture Design
The proposed baseband processor deals with inner
part of the transmitter and receiver. Besides com-
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Table 1: Important parameters for DVB-T/H.
Constellation QPSK, 16-QAM, 64-QAM
# of FFT points 2K 4K 8K
# of used subcarriers 1705 3409 6817
# of continuous pilots 45 89 177
# of TPS pilots 17 34 68
# of scattered pilots 131 262 524
# of data subcarriers 1512 3024 6048
Guard interval ratio 1/32, 1/16, 1/8, 1/4
mon OFDM processing unit, the proposed channel es-
timation and compensation block mentioned later can
combat frequency-select fading in the high mobility
environment.
3.1 Transmitter
The proposed transmitter receives the data from outer
encoder and modulates the data to a QPSK/16-
QAM/64-QAM symbol. After IFFT transformation
and guard interval (GI) insertion, the data is sent to RF
frontend for broadcasting. The frame adaption unit ar-
ranges the pilots, TPS pilots, and data subcarriers to fit
the OFDM frame structure. The proposed transmitter
architecture is shown in Figure 1 .
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Figure 1: Proposed transmitter architecture.
3.2 Receiver
Figure 2 shows the proposed receiver architecture.
The receiver consists of a signal detection unit, a car-
rier frequency offset (CFO) estimator/compensator,
an FFT window controller, an FFT processor, a chan-
nel estimator/compensator, and a de-mapper. The first
two units process time-domain signals while the last
two process in the frequency-domain. In the follow-
ing paragraphs, the important building blocks for the
proposed receiver will be explained.
Signal Detection (Mode Detection)
Unless the signal detection unit detects the DVB-
T/H signal, the other parts of the receiver will not be
turned on for low power consumption consideration.
Assume r(n) is the receiver input signal for time n,
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Figure 2: Proposed receiver architecture.
for the delay correlation equation below:
c(n) =
NG−1∑
k=0
r(n− k −NF )r
∗(n− k)
NG−1∑
k=0
r(n− k)2
, (1)
where NG is the length of GI, and NF is the length
of FFT. We can scan NF for 2K, 4K, and 8K, and
scan NG for 1/32, 1/16, 1/8, and 1/4. If there is any
DVB-T/H signal, there will be a peak (|c(n)| > 0.5)
periodically; otherwise, no peak detected. Therefore,
the signal detection can be achieved. Also from the
peaks’ characteristics, the mode and GI ratio can be
obtained.
Symbol Timing Synchronization
The signal detection unit also provide the function
of symbol timing synchronization because |c(n)|’s
peak is always at about the end of an OFDM sym-
bol. However, the position is not the exact. So we
can move the FFT window’s beginning early by the
amount of 1/4 of the smallest GI. This will not affect
the performance and can reduce inter-symbol interfer-
ence.
To maintain the FFT window boundary correctly,
a simple windows controller can monitor the sample
add/drop function.
Carrier Frequency Offset Compensation
Carrier frequency offset can be divided into frac-
tional CFO and integer CFO. Delay correlation can
only detect the CFO which is within one subcarrier
spacing. However, during some operating modes, the
CFO can exceeds multiple subcarrier spacing. There-
fore, both fractional and integer CFO need to be esti-
mated and compensated. The fractional CFO (FCFO)
estimator in time domain still uses delay correlation
to find the offset and compensates that before the re-
ceived signal goes into FFT processor. When two
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Figure 3: Continual pilots and scattered pilots.
neighboring peak values are detected, the phase dif-
ference between can be used to get the FCFO.
FCFO = −
6 c(nb)
NF
Fs
2pi
(Hz), (2)
where c(nb) is the phasor difference. Once the FCFO
is obtained, the received signal can be compensated by
a simple phase de-rotate circuit just before FFT unit.
As for integer CFO (ICFO) estimation, the prop-
erty of pilot’s power is larger than data’s power can be
used. The maximum CFO is no larger than 16 sub-
carriers is defined in standard. So the ICFO can be
obtained by the following equation:
First subcarrier location = argmax
−16<k<16
(
∑
pc
R(pc + k)),
(3)
where pc is one of the location set of continual pilots.
Channel Estimation
Since the DVB-T/H standard does not have
preamble, all the pilots should be used for channel
estimation. Continual pilots and scattered pilots are
used to provide enough information to track channel
response for all data subcarriers for all times. Con-
tinual pilots always occupy the same sub-carriers. A
scattered pilot occurs per twelve sub-carriers in an
OFDM symbol, and shifts three sub-carriers to the
next OFDM symbol. Figure 3 displays these pilots’
arrangement. The proposed receiver adopts the gen-
eral method to estimate the channel response where
the pilots exist:
H(pk) = ±
3×R(pk)
4
, (4)
where pk is one of the pilots set. For continual pi-
lots in some subcarriers, the channel response can be
estimated and updated every symbol time. However,
in scattered pilots, the above equation can be used for
only some discontinuous symbol time. Even for the
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Figure 4: Steps of proposed compensation method:
first, predict the channel response; second, use the re-
gression for quadratic interpolation.
subcarriers without pilots (neither continual pilots nor
scattered pilots), the channel response is also required
for correct signal detection. Therefore, some meth-
ods should be used to get the channel response for
each subcarrier. The proposed algorithm is as follows.
First step, use linear interpolation to predict the chan-
nel response for the scattered-pilot subcarriers when
the pilot transmission is off. This scenario is shown as
Figure 4(a). The second step is to use the derived (sub-
carrier with pilots) and the predicted (derived from the
first step) channel responses for quadratic interpola-
tion. This can derived the channel response of the sub-
carriers without pilots. This is shown in Figure 4(b).
In the first step, because the pilots are all in the
same subcarrier, so the prediction is much more accu-
rate than the pilots in different subcarrers. For reduc-
tion of complexity, linear prediction [6] is sufficient.
This can be done with the following equations:
Hi(pk−9) =
5
4
×Hi−3(pk−9)−
1
4
×Hi−7(pk−9),
(5)
Hi(pk−6) =
6
4
×Hi−2(pk−6)−
2
4
×Hi−6(pk−6),
(6)
Hi(pk−3) =
7
4
×Hi−1(pk−3)−
3
4
×Hi−5(pk−3),
(7)
Hi(pk) = Hi(pk), (8)
pk ∈ scattered previous pilots’ location set. In a dy-
namic channel, especially in high mobility channel,
the response varies dramatically with time (symbol
index) and subcarriers. Therefore, linear interpola-
tion can not be used. The second step in the proposed
receiver adopts linear prediction of channel response
with quadratic curve interpolation by considering the
second-order regression results. Thus, for the equa-
tion:
Hi(pk + 12n +m) = am
2 + bm+ c. (9)
use second-order regression to find the coefficient a,
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b, c, the required channel response of the interpolation
results can be obtained.
All the estimated channel response can be sent
to the frequency-domain equalizer (FEQ) for channel
compensation.
4 Simulation Results
To verify the system function and performance, a
baseband channel equivalent model has been estab-
lish. It includes multipath fading (Jakes’ model),
Doppler effect, AWGN, CFO, and SFO. Also the mul-
tipath model F1 and P1 provided by [1] and typical
urban 6 taps (TU6) multipath model [7] are included.
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Figure 5: The performance in static and mobile chan-
nel.
Figure 5(a) shows the simulation under the con-
dition of 2K size FFT, 1/32 GI ratio, 16 kHz CFO, 20
ppm SFO, P1 channel, and the sampling frequency is
64/7 MHz. The performance satisfies the standard re-
quirement and presents the CFO has be compensated
successfully. Figure 5(b) shows the simulation results
under a mobile channel. The channel condition is the
same as in Figure 5(a) except the P1 channel is re-
placed by TU6 channel. The results shows not only
the performance satisfies the standard requirement but
also with superior performance.
5 Hardware Implementation
Before hardware implementation, the word length of
each signal in the building blocks have to be deter-
mined. One example is shown in Figure 6(a). If the
word length is large enough, the performance will be
saturated. The simulation is based on the condition
of 64-QAM modulation, 2K mode, 1/32 GI ratio, and
F1 channel parameters. After the word length of all
signals is determined, the fixed-point system perfor-
mance is shown to be about 2dB less than the floating-
point system (Figure 6(b)).
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Figure 6: Word length determination for hardware im-
plementation. (a) Use ADC input as an example. (b)
Performance comparison between floating-point sim-
ulation and fixed-point simulation.
The target system is implemented with an FPGA
platform. The implemented result is shown in Table 2.
The operating is 36.75 MHz. The power consumption
is estimated 439 mW by FPGA utilities and is just for
reference.
Table 2: Hardware Specification.
FFT mode 2K, 4K, 8K
GI ratio 1/32, 1/16, 1/8, 1/4
Clock frequency 36.75 MHz
Gate count 139 k
Power consumption 439 mW
6 Discussion
Figure 7 shows the performance comparison with
other related works. Figure 7 compares the perfor-
mance under mobile environment. The condition
is 2K FFT, 193 Hz Doppler frequency, 1/4 GI ra-
tio, QPSK data modulation, and TU6 channel. The
proposed linear prediction with quadratic interpola-
tion is shown to be superior to the 2D interpolation
method [5]. Figure 7(b) compares the performance
of ICI cancellation. The condition is 2K FFT, 1/8 GI
ratio, QPSK data modulation, TU6 channel, and 300
Hz Doppler frequency. This compares the proposed
architecture with some coding of the signal [8]. The
proposed result is shown to be better.
Table 3 summaries the comparison mentioned
above. According to the comparison, the performance
and complexity is all the best.
7 Conclusion
In this paper, a DVB-T/H baseband receiver architec-
ture design and hardware implementation is proposed.
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Figure 7: Performance comparison with related
works. (a) 2D interpolation vs. proposed quadratic
interpolation. (b) ICI cancellation with coded signal
vs. proposed.
Table 3: Performance/Complexity comparsion.
[5] [8] Proposed
# of data buffers (6048 words) 3 1 0
# of pilot buffers (2096 words) 2 1 2
# of regular multiplier 2 1 0
# of constant multiplier 2 0 4
Hardware cost (rank) 3 2 1
Performance (rank) 3 2 1
The receiver includes a signal detector, a carrier fre-
quency offset estimator and compensator, a symbol
timing synchronization unit, a FFT processor, a chan-
nel estimator/compensator, and a de-mapper. The sig-
nal detector can not only detect the DVB-T/H signal’s
existence to save power but also can detect the mode
(2K/4K/8K FFT) and GI ratio (1/32,1/16/,1/8,1/4) of
the system. The proposed channel estimator adopts
linear prediction for pilot subcarriers and quadratic
interpolation for non-pilot subcarriers. The system
performance and implementation results shows the
proposed architecture not only a better performance
(Doppler frequency 300 Hz and for about 1 7 dB gain)
but also with low complexity (139k gate count).
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